References

1

C.J. Alpert and A.B. Kahng. A hybrid multilevel/genetic approach for circuit partitioning. In Fith Physical Design Workshop, pages 100 - 105, April 1996.

2

D. Cheng, C.-C. Lin, and M. Marek-Sadowska. Circuit partitioning with logic perturbation. In Proc. ICCAD, 1995.

3

H. Cho, G. Hatchel, M. Nash, and L. Setiono. BEAT_NP: A tool for partitioning boolean networks. In Proc. ICCAD, pages 10-13, 1988.

4

J. Cong, Z. Li, and R. Bagrodia. Acyclic multi-way partitioning of boolean networks. In Proc. Design Automation Conf., pages 670 - 675, 1994.

5

K. De and P. Banerjee. Parallel logic synthesis using partitioning. In Proc. of ICPP, 1994.

6

E. Sentovich et al. SIS: a system for sequential circuit synthesis. memorandum UCB/ERL M92/41, University of California at Berkeley, mai 1992.

7

G. Geist, A. Beguelin, J. Dongarra, W. Jiang, R. Manchek, and V. Sunderam. PVM: Parallel Virtual Machine - A Users Guide and Tutorial for Network Parallel Computing. MIT Press, 1994.

8

S. Iman, M. Pedram, C. Fabian, and J. Cong. Finding uni-directional cuts based on physical design and logic restructuring. In Proc. Physical Design Workshop, pages 187 - 198, 1993.

9

G. Karypis and V. Kumar. METIS: Unstructured graph partitioning and sparse matrix ordering system. Technical report, University of Minnesota, August 1995.

10

B. Pottier. Resiviting smalltalk-80 blocks. In Proceedings of NAPA'96, 1996.

11

S. Yang. Logic synthesis and optimization benchmarks user guide. Technical report, Stanford University, 1991.